

(19)

Europäisches Patentamt  
European Patent Office  
Office européen des brevets



(11)

EP 0 715 432 A2

(12)

## EUROPEAN PATENT APPLICATION

(43) Date of publication:  
05.06.1996 Bulletin 1996/23

(51) Int. Cl.<sup>6</sup>: H04L 1/00, H03M 13/22,  
G06F 12/06

(21) Application number: 95308338.3

(22) Date of filing: 21.11.1995

(84) Designated Contracting States:  
DE ES FR GB IT

(30) Priority: 29.11.1994 US 346442

(71) Applicant: AT&T Corp.  
New York, NY 10013-2412 (US)


(72) Inventor: Partyka, Andrzej F.  
Bedminster, New Jersey 07921 (US)

(74) Representative: Watts, Christopher Malcolm  
Kelway, Dr. et al  
AT&T (UK) Ltd.  
5, Morningson Road  
Woodford Green Essex, IG8 0TU (GB)

### (54) Interleaver and address generator for mobile communication systems

(57) The present invention includes a data buffer, a contiguous counter and an address twister. The contiguous counter generates a contiguous sequence of addresses which are used to load data into the data buffer in a contiguous order. The address twister generates a non-contiguous sequence of addresses which

corresponds to an interleaving sequence. The non-contiguous addresses output the encoded data from the data buffer in the order specified by the interleaving sequence.



EP 0 715 432 A2

## Description

### Background of the Invention

#### Field of the Invention

The present invention relates generally to interleaver circuits and methods of interleaving data. More particularly, the present invention is directed to an interleaver circuit as required for the North American Code Division Multiple Access (CDMA) terminal according to the IS95 standard.

#### Related Art

The IS95 standard is a mobile telecommunication standard which employs Code Division Multiple Access (CDMA). CDMA is a form of modulation in which digital information is encoded in an expanded bandwidth format. In CDMA, several transmissions occur simultaneously within the same bandwidth. Mutual interference can be reduced by the degree of orthogonality of the unique codes used in each transmission. CDMA permits a high degree of energy dispersion in the emitted bandwidth.

In a mobile telecommunication environment, signal strength varies with location and movement of the mobile transmitter/receiver. Signal strength can significantly affect error rates which in turn effect the quality of communication. Due to varying signal strength, mobile telecommunication systems are susceptible to burst errors. Burst errors are groupings of errors that occur in adjacent bits of a data block as compared to errors that are dispersed over a whole block of data. The IS95 standard addresses the problem of varying signal strength and burst errors by utilizing an error correction scheme based on encoding and interleaving.

Generally, interleaving is used in conjunction with encoding (e.g., error-correcting codes) in order to lower the error rates of communication channels that are susceptible to burst errors. Interleaving is a technique in which encoded digital data is reordered before transmission in such a manner that any two successive digital data bits in the original data stream are separated by a predetermined distance in the transmitted data stream. Deinterleaving is the reverse of interleaving where data bits are reordered back to their original positions. By re-ordering the data, interleaving disperses, or randomizes, burst errors throughout the data block which improves the error-correcting capability of an encoding scheme.

According to the IS95 standard, data is encoded and interleaved prior to transmission and decoded and deinterleaved after reception. A convolutional encoder in the transmitter encodes a data block. An interleaver in the transmitter then interleaves the encoded data according to the IS95 interleaving sequence. The interleaved data is transmitted to a receiver. The receiver deinterleaves and decodes the received data. Such deinterleaving disperses burst errors, which can occur during transmis-

sion, throughout the data block. This dispersal of bit errors maximizes the capability of the decoder to correct the errors. Thus, the interleaving process is an essential part of the error protection scheme adopted by the IS95 standard.

In a mobile telecommunication system it is important to minimize chip size and current consumption. This is particularly true in the mobile stations, such as cellular telephones. Chip cost is proportional to chip size. Additionally, the more current a mobile device uses, the shorter the battery life. Thus, it is a goal in mobile telecommunication systems to reduce both chip area and current consumption.

The IS95 standard defines a formula for computing interleaving addresses. Computation of interleaving addresses using the formula defined in the IS95 standard, at the required bit rate of 19 kbs (kilobits per second), requires several MIPS (million instructions per second) of processing capability. The circuitry necessary to provide several MIPS of processing requires a significant amount of chip area and consumes a significant amount of current.

Another conventional method for computing interleaving addresses uses a look-up table to determine the proper interleaving address. This method minimizes the processing capability required to generate interleaving addresses. However, the look-up table requires a significant amount of memory. This memory space requires a significant amount of chip area to implement.

Thus, conventional implementations of mobile telecommunication systems are flawed because they utilize interleaver circuits which require a significant amount of chip area and draw a significant amount of current.

#### Summary of the Invention

The present invention is an efficient interleaver circuit which overcomes the problems of chip area and current consumption of conventional interleaver circuits. In the present invention, the interleaver circuit is preferably implemented using a data buffer, two counters and a multiplexer. The simplicity of this circuit reduces the chip area and current consumption required to implement the interleaver circuit. Furthermore, the simplicity of the present invention increases the reliability and the speed of the interleaver circuit.

The present invention is part of a mobile telecommunication system which interleaves encoded data prior to transmission. The present invention includes a data buffer, a contiguous counter and an address twister. The contiguous counter generates a contiguous sequence of addresses which are used to load encoded data into the data buffer in a contiguous order. The address twister, a non-contiguous counter, generates a non-contiguous sequence of addresses which corresponds to an interleaving sequence. The non-contiguous addresses output the encoded data from the data buffer in the order specified by the interleaving sequence.

In a preferred embodiment of the present invention, the address twister generates the interleaving sequence specified by the IS95 standard. The address twister includes two counters: a three-bit modulo-six counter and a six-bit modulo-64 counter.

The foregoing and other features and advantages of the invention will be apparent from the following, more particular description of a preferred embodiment of the invention, as illustrated in the accompanying drawings.

#### **Brief Description of the Drawings**

Figure 1 is a block diagram of a mobile telecommunication system in accordance with a preferred embodiment of the present invention.

Figure 2 is a block diagram of an interleaver circuit in accordance with a preferred embodiment of the present invention.

Figure 3 is a flow diagram illustrating the operation of the interleaver circuit of Figure 2.

Figure 4 illustrates an interleaving sequence defined by the IS95 standard. To obtain the interleaving sequence, the table is read by columns, i.e. column 1 first then column 2, etc.

Figure 5 schematically illustrates an address twister which generates the IS95 interleaving sequence in accordance with a preferred embodiment of the present invention.

Figure 6 is a flow diagram illustrating the operation of the address twister of Figure 5.

#### **Detailed Description of the Preferred Embodiment**

The preferred embodiment of the invention is discussed in detail below. While specific part numbers and configurations are discussed, it should be understood that this is done for illustration purposes only. A person skilled in the relevant art will recognize that other components and configurations may be used without departing from the spirit and scope of the invention.

The preferred embodiment of the invention is now described with reference to the figures where like reference numbers indicate like elements. In addition, the left-most digit of each reference number indicates the figure in which the number is first used.

Figure 1 is a block diagram of a mobile telecommunication system 100 according to a preferred embodiment of the present invention. Mobile telecommunication system 100 includes a base station 110 and one or more mobile stations 120. Base station 110 includes a convolutional encoder 112, an interleaver 114, a deinterleaver 118 and a convolutional decoder 116. Mobile station 120 includes a convolutional encoder 128, an interleaver 126, a deinterleaver 122 and a convolutional decoder 124.

Base station 110 and mobile station 120 communicate with each other as follows. Base station 110 receives data from a telephone network 130. The network data is processed and then encoded by convolu-

tional encoder 112 in a well-known manner according to an encoding standard, such as IS95. Encoded data 136 is interleaved by interleaver 114. The interleaving sequence is consistent with a standard, such as IS95 (interleaving is discussed in detail below). Interleaving provides protection against burst errors by spreading out, or randomizing, errors that occur in short bursts of time. Base station 110 transmits interleaved data 138 to mobile station 120 via an antenna 132. Mobile station 120 receives the transmitted data via an antenna 134. The received data is deinterleaved by deinterleaver 122 and decoded by convolutional decoder 124. The decoded and deinterleaved data is output to a user 140.

Transmission from mobile station 120 to base station 110 occurs in a similar manner. Mobile station 120 receives data from a user 140. The data is encoded by convolutional encoder 128 in a well-known manner according to an encoding standard, such as IS95. Encoded data 142 is interleaved by interleaver 126. The interleaving sequence is consistent with a standard, such as IS95. Interleaved data 144 is transmitted to base station 110 via antenna 134. Base station 110 receives the transmitted data via antenna 132. The received data is deinterleaved by deinterleaver 118 and decoded by convolutional decoder 116. The decoded and interleaved data is output to telephone network 130.

The interleaving process reorders the data bits such that successive data bits are spread throughout the data block. During transmission, errors which corrupt data bits tend to occur in bursts, i.e., corrupt groups of adjacent bits. When the interleaved data is deinterleaved adjacent bit errors will be dispersed throughout the data block. This maximizes the data encoding scheme's capability to correct the bit errors.

Figure 2 is a block diagram of interleaver 114 according to a preferred embodiment of the present invention. Interleaver 114 includes a data buffer 202, a multiplexer 210, a contiguous counter 214 and address twister 216.

Multiplexer 210 connects contiguous counter 214 to address bus 208 of data buffer 202. Encoded data 142 is loaded into data buffer 202 at contiguous addresses generated by contiguous counter 214. In other words, encoded data 142 is stored in contiguous order in data buffer 202, i.e., bit 0 of encoded data stream 142 is stored in the first bit address location in data buffer 202, bit 1 of the encoded data stream 142 is stored in the second bit address location, bit 2 of the encoded data stream 142 is stored in the third bit address location, etc.

After encoded data 142 is completely stored in data buffer 202, multiplexer 210 connects address twister 216 to address bus 208 of data buffer 202. Address twister 216 is a state machine which generates a noncontiguous sequence of addresses which corresponds to an interleaving sequence. Thus, encoded data 142 is output from data buffer 202 in an order defined by the interleaving sequence generated by address twister 216. In other words, the interleaving sequence generated by address twister 216 is used to address data buffer 202 as

encoded data 142 is output from data buffer 202. Thus, data is output from data buffer 202 in a sequence that corresponds to the interleaving sequence generated by address twister 216.

Alternately, the present invention could operate as follows. Address twister 216 is connected to address bus 208 when data is loaded into data buffer 202 and contiguous counter 214 is connected to address bus 208 when data is output from data buffer 202.

Fig. 3 illustrates the operation of the above described interleaver circuit 114. In a step 302, multiplexer 210 connects contiguous counter 214 to address bus 208 of data buffer 202. In a step 304, encoded data 142 is loaded in a contiguous order into data buffer 202 according to a sequence of contiguous addresses generated by contiguous counter 214. In a step 306, multiplexer 210 is switched to connect address twister 216 to address bus 208. In a step 308, data is output from data buffer 202 in the interleaving sequence defined by non-contiguous addresses generated by address twister 216.

Figure 4 illustrates the IS95 interleaving sequence. As defined by the IS95 standard, data is interleaved in blocks of 384 bits each. The interleaving sequence begins at the top left-hand corner and proceeds down the first column. The interleaving sequence continues at the top of the second column (moving from left to right) and proceeds down the second column, then down the third column, etc. Thus, the IS95 interleaving sequence is 0, 64, 128, 192, 256, etc. For example, the first data bit in an interleaved data block, according to the IS95 standard, is bit 0. The second data bit in the interleaved data block is bit 64. The third data bit is bit 128. The twenty-fourth data bit is bit 368. The twenty-fifth data bit is bit 8. The forty-eighth data bit is bit 376. The forty-ninth data bit is bit 4, etc.

In a preferred embodiment of the present invention, address twister 216 generates non-contiguous addresses in the sequence defined by the IS95 standard as shown in Figure 4. Therefore, data is read from data buffer 202 in the IS95 interleaving sequence. In other words, the non-contiguous addresses generated by address twister 216 (such non-contiguous addresses representing the interleaving sequence) are as follows: 0, 64, 128, 192, 256, etc.

Figure 5 is a block diagram of address twister 216 which generates the IS95 interleaving sequence according to a preferred embodiment of the present invention. Address twister 216 preferably generates a nine-bit address 514 which is used to address the 384 bits of encoded data 142 in data buffer 202. Address twister 216 preferably generates nine-bit addresses 514 in the same sequence as the IS95 interleaving sequence shown in Figure 4.

Address twister 216 includes two counters: a three-bit modulo-six counter 502 and a six-bit modulo-64 counter 506. A clock 504 is connected to counters 502 and 506. The count of three-bit counter 502 is incremented with each pulse of clock 504. However, the count of six-bit counter 506 is incremented by the pulses of clock 504

only when the count of three-bit counter 502 is equal to five. In other words, six-bit counter 506 is enabled only when the count of three-bit counter 502 is equal to five (i.e., "101" in binary).

Three-bit counter 502 repetitively generates the sequence zero through five. Each pulse of clock 504 increments the count of three-bit counter 502. When the count of three-bit counter 502 is five, a decoder 512 enables a synchronous clear input 510 of three-bit counter 502. When synchronous clear input 510 is enabled, the next pulse of clock 504 resets three-bit counter 502 (i.e. sets the count to zero). The structure and operation of decoder 512 will be apparent to persons skilled in the art based on the discussion contained herein. When three-bit counter 502 is reset, decoder 512 disables synchronous clear input 510, such that the next pulse of clock 504 increments the count of three-bit counter 502 (i.e. the count is incremented to one).

The count of three-bit counter 502 is represented by bit positions Q0 through Q2, where Q0 is the least significant bit position and Q2 is the most significant bit position. Bit positions Q0 through Q2 correspond to bits b6 through b8 of nine-bit address 514, respectively.

Six-bit counter 506 repetitively generates a sequence from zero through 63. When the count of six-bit counter 506 is 63, the next pulse of clock 504 causes the count of six-bit counter 506 to rollover to zero. The count of six-bit counter 506 is incremented by the pulses of clock 504 only when the count of three-bit counter 502 is equal to five. When the count of three-bit counter 502 is five, decoder 512 enables an enable input 508 of six-bit counter 506. The next pulse of clock 504 increments six-bit counter 506 and resets three-bit counter 502, as discussed above. When three-bit counter 502 is reset, decoder 512 deactivates enable input 508. Pulses of clock 504 do not increment six-bit counter 506 again until the count of three-bit counter 502 is again five. In other words, six-bit counter 506 is incremented every sixth pulse of clock 504.

The count of six-bit counter 506 is represented by bit positions D0 through D5, where D0 is the least significant bit and D5 is the most significant bit. D0 through D5 of six-bit counter 506 correspond to bits b5 through b0 of nine-bit address 514, respectively.

Initially, the count of three-bit counter 502 and six-bit counter 506 are reset to zero. Since all bit positions of counters 502 and 506 are reset, nine-bit address 514 is equal to zero, which is the first address in the IS95 interleaving sequence. The next pulse of clock 504 increments three-bit counter 502 which sets Q0 of three-bit counter 502 to a value of one. Since Q0 of three-bit counter 502 is b6 of nine-bit address 514, nine-bit address 514 is equal to 64, which is the second address in the IS95 interleaving sequence. As discussed above, six-bit counter 506 is not enabled until the count of three-bit counter 502 is five. The next pulse of clock 504 again increments three-bit counter 502, which resets Q0 and sets Q1 of three-bit counter 502. Since Q1 of three-bit counter 502 is b7 of nine-bit address 514, nine-bit

address 514 is equal to 128, which is the third address in the IS95 interleaving sequence. This process continues until the count of three-bit counter 502 is five (Q0 and Q2 are set, Q1 is reset). As three-bit counter 502 increments to five, addresses 192, 256 and 320 are generated, which are the fourth, fifth and sixth addresses in the IS95 interleaving sequence, respectively.

When the count of three-bit counter 502 is five, synchronous clear input 510 and enable input 508 are enabled by decoder 512. The next pulse of clock 504 resets three-bit counter 502 and increments six-bit counter 506. At this point, D0 of six-bit counter 506 is set to a value of one and all other bit positions of counters 502 and 506 are reset to zero. D0 corresponds to b5 of nine-bit address 514. Thus, nine-bit address 514 is equal to 32, which is the seventh address in the IS95 interleaving sequence. When three-bit counter 502 is cleared, decoder 512 disables synchronous clear input 510 and enable input 508. Thus, the next pulse of clock 504 increments three-bit counter 502, but does not increment six-bit counter 506. At this point, Q0 of three-bit counter 502 and D0 of six-bit counter 506 are set. These outputs correspond to b5 and b6 of nine-bit address 514, respectively. Thus, nine-bit address 514 is equal to 96, which is the eighth address in the IS95 interleaving sequence.

The above described process continues until the count of six-bit counter 506 is 63 and the count of three-bit counter 502 is five, which corresponds to address 383, the last address in the IS95 interleaving sequence.

The next pulse of clock 504 resets three-bit counter 502, and six-bit counter 506 rolls-over to a count of zero. At this point, Q0 through Q2 of three-bit counter 502 and D0 through D5 of six-bit counter 506 are all reset and nine-bit address 514 is equal to 0, which is the first address in the IS95 interleaving sequence.

Figure 6 illustrates the operation of address twister 216. In a step 602, three-bit counter 502 and six-bit counter 506 are reset to zero. In a decisional step 604, the count of three-bit counter 502 is compared to five.

If the count of three-bit counter 502 is five, then six-bit counter 506 is incremented and three-bit counter 502 is reset in steps 608 and 610, respectively. In a step 612, Q0 through Q2 of three-bit counter 502 are output to b6 through b8 of nine-bit address 514, respectively. In a step 614, D0 through D5 of six-bit counter 506 are output to b5 through b0 of nine-bit address 514, respectively.

If the count of three-bit counter is not five in decisional step 604, then in a step 606 the count of three-bit counter 502 is incremented. In a step 612, Q0 through Q2 of three-bit counter 502 are output to b6 through b8 of nine-bit address 514, respectively. In a step 614, D0 through D5 of six-bit counter 506 are output to b5 through b0 of nine-bit address 514, respectively.

The above cycle continuously repeats starting at decisional step 604.

While the invention has been particularly shown and described with reference to several preferred embodiments thereof, it will be understood by those skilled in the art that various changes in form and details may be

made therein without departing from the scope of the invention as defined in the appended claims. For example, different interleaving schemes and different block lengths can be implemented using the concept of multiple counter to create non-contiguous addresses as described herein.

#### Claims

1. An apparatus for interleaving data, comprising:
  - a buffer to store data;
  - a contiguous counter to generate a contiguous sequence of addresses used to load data into said buffer in a contiguous order; and
  - an address twister to generate a non-contiguous sequence of addresses used to output data from said buffer in a non-contiguous order, wherein said non-contiguous sequence corresponds to an interleaving sequence.
2. The apparatus of claim 1, wherein said address twister is a state machine.
3. The apparatus of claim 1, wherein said address twister comprises two counters.
4. The apparatus of claim 3, wherein said two counters are a three-bit modulo-six counter and a six-bit modulo-64 counter.
5. The apparatus of claim 4, wherein said address twister further comprises a means for enabling said six-bit modulo-64 counter only when the count of said three-bit modulo-six counter is five.
6. An apparatus for generating an interleaving sequence, comprising:
  - a three-bit counter which repetitively generates a count from 0 to five, said three-bit counter having bit positions Q0-Q2 with Q0 being the least significant bit and Q2 being the most significant bit;
  - a six-bit counter which repetitively generates a count from 0 to 63, said six-bit counter having bit positions D0-D5 with D0 being the least significant bit and D5 being the most significant bit;
  - a clock coupled to said three-bit counter and said six-bit counter;
  - means for enabling said six-bit counter only when the count of said three-bit counter is five; and
  - means for outputting a nine-bit address, wherein said Q0-Q2 of said three-bit counter correspond to bits b6-b8 of said nine-bit address, respectively, and said D0-D5 of said six-bit counter correspond to bits b5-b0 of said nine-bit address, respectively.
7. The apparatus of claim 6, wherein said means for enabling said six-bit counter comprises a decoder with an input coupled to an output of said three-bit

counter and an output coupled to an enable input of said six-bit counter.

8. The apparatus of claim 7, wherein said decoder enables said enable input of said six-bit counter when said output of said three-bit counter is equal to 5. 5
9. A mobile communication system, whereby the mobile communications system uses error encoding and interleaving to reduce error rates due to burst errors, comprising: 10
- a base station; and
  - a mobile station;
- wherein apparatus for interleaving data as claimed in any of claims 1 to 5 in said mobile station and said base station interleaves data prior to transmission therefrom. 15

20

25

30

35


40

45

50

55

FIG. 1









FIG. 4

0	8	4	12	2	10	6	14	1	9	5	13	3	11	7	15
64	72	68	76	66	74	70	78	65	73	69	77	67	75	71	79
128	136	132	140	130	138	134	142	129	137	133	141	131	139	135	143
192	200	196	204	194	202	198	206	193	201	197	205	195	203	199	207
256	264	260	268	258	266	262	270	257	265	261	269	259	267	263	271
320	328	324	332	322	330	326	334	321	329	325	333	323	331	327	335
384	400	396	412	402	420	416	432	419	437	433	450	446	464	460	477
448	464	460	476	466	484	480	496	483	501	497	514	510	528	524	541
512	528	524	540	530	548	544	560	547	565	561	578	574	592	588	605
576	592	588	604	594	612	608	624	611	629	625	642	638	656	652	669
640	656	652	668	658	676	672	688	675	693	689	706	702	720	716	733
704	720	716	732	722	740	736	752	739	757	753	770	766	784	780	797
768	784	780	796	786	804	800	816	803	821	817	834	830	848	844	861
832	848	844	860	850	868	864	880	867	885	881	898	894	912	908	925
896	912	908	924	914	932	928	944	931	949	945	962	958	976	972	989
960	976	972	988	978	996	992	1008	995	1013	1009	1026	1022	1040	1036	1053
1024	1040	1036	1052	1042	1060	1056	1072	1059	1077	1073	1090	1086	1104	1100	1117
1088	1104	1100	1116	1106	1124	1120	1136	1123	1141	1137	1154	1150	1168	1164	1181
1152	1168	1164	1180	1170	1188	1184	1200	1187	1205	1201	1218	1214	1232	1228	1245
1216	1232	1228	1244	1234	1252	1248	1264	1251	1269	1265	1282	1278	1296	1292	1313
1280	1296	1292	1312	1302	1320	1316	1332	1319	1337	1333	1350	1346	1364	1360	1381
1344	1360	1356	1376	1366	1384	1380	1400	1387	1405	1401	1418	1414	1432	1428	1449
1408	1424	1420	1440	1430	1448	1444	1464	1451	1469	1465	1482	1478	1496	1492	1513
1472	1488	1484	1504	1494	1512	1508	1528	1515	1533	1529	1546	1542	1560	1556	1577
1536	1552	1548	1568	1558	1576	1572	1592	1579	1597	1593	1610	1606	1624	1620	1641
1600	1616	1612	1632	1622	1640	1636	1656	1643	1661	1657	1674	1670	1688	1684	1705
1664	1680	1676	1696	1686	1704	1700	1720	1707	1725	1721	1738	1734	1752	1748	1769
1728	1744	1740	1760	1750	1768	1764	1784	1771	1789	1785	1802	1798	1816	1812	1833
1792	1808	1804	1824	1814	1832	1828	1848	1835	1853	1849	1866	1862	1880	1876	1897
1856	1872	1868	1888	1878	1896	1892	1912	1899	1917	1913	1930	1926	1944	1940	1961
1920	1936	1932	1952	1942	1960	1956	1976	1963	1981	1977	1994	1990	2008	2004	2025
1984	2000	1996	2016	2006	2024	2020	2040	2027	2045	2041	2058	2054	2072	2068	2089
2048	2064	2060	2080	2070	2088	2084	2104	2091	2109	2105	2122	2118	2136	2132	2153
2112	2128	2124	2144	2134	2152	2148	2168	2155	2173	2169	2186	2182	2200	2196	2217
2176	2192	2188	2208	2198	2216	2212	2232	2219	2237	2233	2250	2246	2264	2260	2281
2240	2256	2252	2272	2262	2280	2276	2296	2283	2301	2297	2314	2310	2328	2324	2345
2288	2304	2300	2320	2310	2328	2324	2344	2331	2349	2345	2362	2358	2376	2372	2393
2352	2368	2364	2384	2374	2392	2388	2408	2395	2413	2409	2426	2422	2440	2436	2457
2416	2432	2428	2448	2438	2456	2452	2472	2459	2477	2473	2490	2486	2504	2500	2521
2480	2496	2492	2512	2502	2520	2516	2536	2523	2541	2537	2554	2550	2568	2564	2585
2544	2560	2556	2576	2566	2584	2580	2600	2587	2605	2601	2618	2614	2632	2628	2649
2608	2624	2620	2640	2630	2648	2644	2664	2651	2669	2665	2682	2678	2696	2692	2713
2672	2688	2684	2704	2694	2712	2708	2728	2715	2733	2729	2746	2742	2760	2756	2777
2736	2752	2748	2768	2758	2776	2772	2792	2779	2797	2793	2810	2806	2824	2820	2841
2784	2800	2796	2816	2806	2824	2820	2840	2827	2845	2841	2858	2854	2872	2868	2889
2848	2864	2860	2880	2870	2888	2884	2904	2891	2909	2905	2922	2918	2936	2932	2953
2912	2928	2924	2944	2934	2952	2948	2968	2955	2973	2969	2986	2982	3000	2996	3017
2976	2992	2988	3008	2998	3016	3012	3032	3019	3037	3033	3050	3046	3064	3060	3081
3040	3056	3052	3072	3062	3080	3076	3096	3083	3101	3097	3114	3110	3128	3124	3145
3104	3120	3116	3136	3126	3144	3140	3160	3147	3165	3161	3178	3174	3192	3188	3209
3168	3184	3180	3200	3190	3208	3204	3224	3211	3229	3225	3242	3238	3256	3252	3273
3232	3248	3244	3264	3254	3272	3268	3288	3275	3293	3289	3306	3302	3320	3316	3337
3288	3304	3300	3320	3310	3328	3324	3344	3331	3349	3345	3362	3358	3376	3372	3393
3352	3368	3364	3384	3374	3392	3388	3408	3395	3413	3409	3426	3422	3440	3436	3457
3416	3432	3428	3448	3438	3456	3452	3472	3459	3477	3473	3490	3486	3504	3500	3521
3480	3496	3492	3512	3502	3520	3516	3536	3523	3541	3537	3554	3550	3568	3564	3585
3544	3560	3556	3576	3566	3584	3580	3600	3587	3605	3601	3618	3614	3632	3628	3649
3608	3624	3620	3640	3630	3648	3644	3664	3651	3669	3665	3682	3678	3696	3692	3713
3672	3688	3684	3704	3694	3712	3708	3728	3715	3733	3729	3746	3742	3760	3756	3777
3736	3752	3748	3768	3758	3776	3772	3792	3779	3797	3793	3810	3806	3824	3820	3841
3800	3816	3812	3832	3822	3840	3836	3856	3843	3861	3857	3874	3870	3888	3884	3905
3864	3880	3876	3896	3886	3904	3900	3920	3907	3925	3921	3938	3934	3952	3948	3969
3928	3944	3940	3960	3950	3968	3964	3984	3971	3989	3985	4002	3998	4016	4012	4033
3984	4000	3996	4016	4006	4024	4020	4040	4027	4045	4041	4058	4054	4072	4068	4089
4048	4064	4060	4080	4070	4088	4084	4104	4091	4109	4105	4122	4118	4136	4132	4153
4112	4128	4124	4144	4134	4152	4148	4168	4155	4173	4169	4186	4182	4200	4196	4217
4176	4192	4188	4208	4198	4216	4212	4232	4219	4237	4233	4250	4246	4264	4260	4281
4240	4256	4252	4272	4262	4280	4276	4296	4283	4301	4297	4314	4310	4328	4324	4345
4304	4320	4316	4336	4326	4344	4340	4360	4347	4365	4361	4382	4378	4396	4392	4413
4368	4384	4380	4400	4390	4408	4404	4424	4411	4429	4425	4442	4438	4456	4452	4473
4432	4448	4444	4464	4454	4472	4468	4488	4475	4493	4489	4506	4502	4520	4516	4537
4488	4504	4500	4520	4510	4528	4524	4544	4531	4549	4545	4562	4558	4576	4572	4593
4552	4568	4564	4584	4574	4592	4588	4608	4595	4613	4609	4626	4622	4640	4636	4657
4616	4632	4628	4648	4638	4656	4652	4672	4659	4677	4673	4690	4686	4704	4700	4721
4680	4696	4692	4712	4702	4720	4716	4736	4723	4741	4737	4754	4750	4768	4764	4785
4744	4760	4756	4776	4766	4784	4780	4800	4787	4805	4801	4818	4814	4832	4828	4849
4808	4824	4820	4840	4830	4848	4844	4864	4851	4869	4865	4882	4878	4896	4892	4913
4872	4888	4884	4904	4894	4912	4908	4928	4915	4933	4929	4946	4942	4960	4956	4977
4936	4952	4948	4968	4958	4976	4972	4992	4979	4997	4993	5010	5006	5024	5020	5041
4984	5000	4996	5016	5006	5024	5020	5040	5027	5045	5041	5058	5054	5072	5068	5089
5048	5064	5060	5080	5070	5088	5084	5104	5091	5109	5105	5122	5118	5136	5132	5153
5112	5128	5124	5144	5134	5152	5148	5168	5155	5173	5169	5186	5182	5200	5196	5217
5176	5192	5188	5208	5198	5216	5212	5232	5219	5237	5233	5250	5246	5264	5260	5281
5240	5256	5252	5272	5262	5280	5276	5296	5283	5301	5297	5314	53			

**FIG. 5**  
216




FIG. 6

